

# Ultra Low-voltage Differential Static D Flip-Flop for High Speed Digital Applications

Yngvar Berg

**Abstract**—In this paper we present an ultra low-voltage and high speed D flip-flop. The flip-flop has an increased current level compared to standard CMOS circuits operating at low supply voltages. The increased current level is obtained by using a synchronized capacitive coupling to a semi floating-gate. The delay of the static differential flip-flop presented is less than 12% compared to conventional differential CMOS flip-flops. The presented circuits have been simulated using *Hspice* and are valid for 90nm TSMC CMOS process. The proposed high-speed and ultra low-voltage flip-flop can be used for any digital low-voltage CMOS application.

**Index Terms**—CMOS, Low-Voltage, Flip-Flop, Floating-Gate, High-Speed, Differential.

## I. INTRODUCTION

The ever increasing problem associated with modern CMOS processes is the demand for digital CMOS gates operating at low supply voltages. The available supply voltage and threshold voltage is lowered as a consequence of the reduction in transistor length. When the supply voltage is decreased the speed of the logic circuits may be reduced due to reduced effective input voltage to the transistors. When the threshold voltage is reduced the off current running through transistors which are switched off will increase and thereby increase static power consumption and reduce noise margins. Voltage scaling reduces the active energy and unfortunately speed as well. Low voltage applications are often dominated by low speed and low energy requirements, typical battery-powered electronics. The optimal supply voltage for CMOS logic in terms of Energy-Delay-Product (EDP) is close to the threshold voltage of the nMOS transistor  $V_{tn}$  for the actual process, assuming that the threshold voltage of the pMOS transistor  $V_{tp}$  is approximately equal to  $-V_{tn}$  [1]. Several approaches to high speed and low voltage digital CMOS circuits have been presented [2], [3], [4].

Floating-gate (FG) CMOS gates have been proposed for ultra low-voltage (ULV) and low power (LP) logic [6], [7], [8], [5]. However, in modern CMOS technologies there is a significant gate leakage which undermines non-volatile FG circuits. FG gates implemented in a modern CMOS process require frequent initialization to avoid significant leakage. By using floating capacitances to the transistor gate terminals the semi-floating-gate (SFG) nodes can have a different DC level than than provided by the supply voltage headroom [5].

The ULV logic [9], [14], [15] gates can be operated at a clock frequency more than 10 times than the maximum clock

frequency of a similar complementary CMOS gate operating at the same supply voltage. For high clock frequencies, the switching energy consumed by the ULV gate will be reduced compared to a complementary gate.

In this paper we present an ultra low-voltage flip-flop using ULV CMOS logic. The ULV logic offers a significant speed improvement compared to conventional sense amplifier flip-flop [10]. In section 2 we propose a simple ultra low-voltage flip-flop. The proposed symmetric and static ultra low-voltage flip-flop is described in section 3 with simulated results using a *Hspice* simulator.

## II. HIGH SPEED ULTRA LOW VOLTAGE CMOS




Fig. 1. a) simple ULV inverter and b) static ULV domino logic inverter.

The simple dynamic ULV inverter is shown in Fig. 1 a) and the static ULV inverter is shown in Fig. 1 b). There are two ways to configure these inverters:

- 1) Apply clock signals to power the inverter, i.e. connect transistor  $E_n$  to  $\phi$  and  $E_p$  to  $\bar{\phi}$  and precharge the output to  $V_{DD}/2$  ( $=1/2$ ) when  $\phi = 1$ . This is called precharge or recharge mode due to the recharge of the gates through the recharge transistor  $R_n$  and  $R_p$ . The gate will be forced to 0 or 1 in the evaluation mode depending on the input transition.
- 2) Apply a clock signal to power the inverter, i.e. either  $\phi$  to  $E_n$  and  $V_{DD}$  to  $E_p$ , or  $\bar{\phi}$  to  $E_p$  and  $GND$  to  $E_n$  and

Manuscript received January 29, 2012.

Yngvar Berg is with the Institute of MicroSystems Technology, Vestfold University College, Horten, Norway.




Fig. 2. Ultra Low-Voltage dynamic differential Master latch.

precharge to 1 or 0 respectively. The gate resembles NP domino logic. In order to hold the precharged value until an input transition arrives the  $E$  transistor connected to a supply voltage is made stronger than the other  $E$  transistor.

In Fig. 1 b) keeper transistors  $K_p$  and  $K_n$  are included to reduce static power and increase noise margin. The keeper transistor will reset the non-active transistor and hence reducing the static current which matches the OFF current in a complementary CMOS inverter. A simple model for the noise margin is given by  $NM = I_{on}/I_{off}$ . Thus, by adding keepers we may increase the noise margin for the static ULV logic compared to complementary CMOS.

### III. ULTRA LOW-VOLTAGE MASTER LATCH CONFIGURATION

A complementary CMOS inverter combined with a synchronization element can be used as a master latch in a Flip-Flop. The most common synchronization element used is a transmission gate where the appropriate control or clock signal is applied to the gate terminal of the pass transistors. This configuration is called a level sensitive generic latch[13]. If we use a capacitive input we can make a latch sensitive to a clock edge instead of a clock level. An example of such a latch is shown in Figure 2. In this example the  $D$  input is directly connected to a CMOS inverter, and hence the output of the inverter will satisfy the equation  $Output = \bar{D}$  when in between clock edges. Assume the circuit on the top of figure 2 and corresponding simple table responses labeled a) and b). If the latch should be positive edge triggered timing then response b) is relevant. The positive clock edge will due to the capacitive connection between the clock signal and output provide a temporary positive spike at the output shown in Figure 2 b) IV. This positive spike can be used to allow a current boost of an nMOS transistor driven by  $\overline{QM}$ . However, the current boost is only achieved when the input  $D = 1(V_{DD})$ . We can add an equivalent circuit shown on the bottom in Figure 2 to generate a boost for input  $D = 0(gnd)$  shown in a) II. In

this case we need to connect  $\overline{QM}$  and  $QM$  onto the gate of separate nMOS transistors. The voltage level of either  $QM$  or  $\overline{QM}$  will peak to  $V_{DD} + (C_{in}/C_T) \times V_{DD}$  synchronized with the positive  $\phi$  edge.  $C_{in}$  is the capacitance of the floating input capacitor and  $C_T$  is the total capacitance seen by the output of the inverter. A typical value of  $C_{in}$  compared to  $C_T$  is  $1/2$  with a corresponding voltage peak value  $(3/2) \times V_{DD}$ . We need to make sure that the application of the  $QM$  and  $\overline{QM}$  only provide enough current to override the output a slave latch when  $QM$  and  $\overline{QM}$  peaks.

The delay of the latch shown in Figure 2 is dependent response of the transistors. The inverter must be able to process the state of the input  $D$  to allow an effective current boost. The rise and fall times of the inverter are crucial for the set-up time of the latch. The clock edge provided by the floating capacitor  $C_{in}$  will increase or reduce the voltage level of the output by  $|V_{DD}/2$ . The output will exceed the supply voltages and the current in either the pMOS or nMOS may be reversed. Assume the event a) I, The output voltage  $\overline{V_{QM}}$  will have a negative spike equal to  $-(1/2) \times V_{DD}$  and a negative current will flow from the output to  $gnd$ . The duration of the spike is very short due to the large current of the  $R_{pn2}$  transistor. The peak current of the  $R_{n2}$  transistor pulling the output towards  $V_{DD}$  is determined by the effective voltages

$$\begin{aligned} V_{GS} &= V_D - V_{\overline{QM}} \\ &= V_{DD} + \frac{1}{2}V_{DD} \\ &= \frac{3}{2}V_{DD} \\ V_{DS} &= \frac{1}{2}V_{DD}, \end{aligned}$$

and hence the current level of the  $R_{n2}$  transistor is approximately equal to the current level of the pMOS transistor driven by  $\overline{V_{QM}}$ . The critical timing parameter of the latch is the set-up time.

The non-active spikes of the latch, for example a) II, are only driving the the output to  $V_{DD}/2$  and will not provide any significant current boost to a driven transistor. These events will not result in any increased current in the inverter itself.

By rearranging the input applied to the latch we obtain a master latch where the input is applied to the source of a pass transistor. In Figure 3 a) the nMOS pass transistor  $R_{n1}$  will load  $\bar{D}$  onto  $QM$  when  $\phi = 1$ . When the negative clock edge arrives the pass transistor will be turned off and a negative spike will be evident on  $QM$ . If  $\bar{D}$  is 0 the negative spike will boost a pMOS driven by  $QM$ . The simple latch is only usable for input  $\bar{D} = 0$  or  $D = 1$ .

In Figure 3 b) the  $D$  input is passed onto  $\overline{QM}$  through an nMOS pass transistor when  $\phi = 1$ . A positive clock edge, i.e.  $\phi$  switches from 0 to 1, will provide a positive spike at  $\overline{QM}$ . A significant current boost for a nMOS transistor driven by  $\overline{QM}$  will occur when  $D = 1$ . The set-up time is dependent on the delay for the pass transistor.

On the right side of Figure 3 transmission gate versions are shown. These consume less power when




Fig. 3. Dynamic ultra low-voltage high speed master latches.




Fig. 4. Quasi static ultra low-voltage high speed master latch.

#### A. Low Power ULV Master Latch

A Quasi static ultra low-voltage high speed and low power master latch is shown in Figure 4. The additional transistor can be used to turn off the non active transistor in a differential master latch configuration. Assume that  $D = 0$ , hence  $\overline{D} = 1$ , and the control signals applied are  $B = 0$  and  $A = 0$ . When  $\phi$  switches from 1 to 0 the recharge transistors are turned off and the potential of  $QM$  and  $\overline{QM}$  are dependent on the transistors labeled  $R_{n2}$  and  $R_{p2}$ . In this case the pMOS transistor driven by  $QM$  and the nMOS transistor driven by  $\overline{QM}$  should be off. In order to reduce the static power in this case the transistors  $R_{n2}$  and  $R_{p2}$  will set  $QM$  to 1 ( $V_{DD}$ ) and  $\overline{QM}$  to 0 ( $gnd$ ) and hence the transistors driven by  $QM$  and  $\overline{QM}$  will be turned off. The added signals  $A$  and  $B$  will be provided by the output signals of the presented differential ULV Flip-Flops.

#### IV. ULV FLIP-FLOP

We can use the master latch shown in Figure 3 to implement a dynamic ULV Flip-Flop shown in Figure 5. The output is triggered synchronized with a negative clock edge. If  $D = 0$  then  $QM2 = 0$  and  $QM1 \approx 0$  whereas  $QM1 = 1$  and  $QM2 \approx 1$  when  $D = 1$ .  $E_{p1}$  is powered if  $D = 0$  and  $E_{n1}$  is powered if  $D = 1$  and the output  $Q$  is set to  $Q = \overline{D}$  at the arrival of a negative clock edge. The output is dynamic and dependent on any leakage associated with  $Q$ ,  $QM1$  and  $QM2$ .

A simple low power single phase differential dynamic ULV Flip-Flop is shown in Figure 6 where the low power master latch in Figure 4 is applied. Either  $QM1$  or  $QM2$  will be pulled below 0 ( $gnd$ ) when  $\phi$  switches from 1 to 0. Assume




Fig. 5. Dynamic ULV inverting Flip-Flop .




Fig. 6. Low power single phase differential dynamic ULV Flip-Flop.

that  $D = 0$ , hence  $QM2$  switches from 0 to  $-V_{DD}/2$ , then  $\overline{Q}$  is pulled quickly to 1 by the powered  $E_{p2}$  transistor.  $E_{n1}$  will be turned on and pull  $Q$  towards 0 and  $E_{n2}$  will be turned off. The keeper transistor  $K_{p1}$  will be turned on by  $Q$  and  $\overline{Q}$  and pull  $QM1$  to 1 ( $V_{DD}$ ) and hence the  $E_{p1}$  will be turned off.

In order to stabilize the output we can add CMOS inverters as shown in Figure 7. The master latch is active when  $\phi = 1$ . In this phase the differential input is latched onto  $QM$  and  $\overline{QM}$  and the differential output is not affected by the input due to the low skew inverters. The gates of transistors labeled  $E_{p1}$  and  $E_{p2}$  are charged by  $\overline{D}$  and  $D$  respectively. At the arrival of a negative clock edge the recharge transistors  $R_{n1}$  and  $R_{n2}$  connected to the differential input are OFF and both  $QM$  and  $\overline{QM}$  will be pulled down by the floating capacitor. We can express the impact of the floating capacitors to the floating-gate voltages as

$$\begin{aligned} V_{QM} &= V_{\overline{D}} - k_{in} V_{DD} \\ V_{\overline{QM}} &= V_D - k_{in} V_{DD}, \end{aligned}$$

where  $k_{in} = C_{in}/C_T$ ,  $C_{in}$  is the floating input capacitance and  $C_T$  is the total capacitance seen by a floating-gate. If  $V_{QM} = 0V$ , i.e. logic 0, the effective gate source voltage of the  $E_{p1}$  transistor is  $|(1 + k_{in}) \times V_{DD}|$  after the negative clock edge has arrived. An appropriate value for  $k_{in}$  is 0.5, hence the effective gate source voltage is  $|(3/2) \times V_{DD}|$ . This is the only event that may override the present value of the output




Fig. 7. The single phase high-speed ULV Flip-Flop.




Fig. 8. The single phase high-speed ULV Flip-Flop.

of the flip-flop. The large current provided by the boosted  $E_{p1}$  transistor will set the output  $Q$  to 1 and the low skew inverter will respond and force  $\overline{Q}M$  to 0.

The operation of the ULV flip-flop is shown in detail in Figure 8. Depending on the clock signal the operation is defined as

- 1)  $\phi = 1$ , shown in Fig. 8 b). The recharge transistors connecting the differential input is on and the input is latched, i.e.  $\overline{Q}M = D$  and  $QM = \overline{D}$ . The output of the flip-flop is stable and will not be affected by latching of the input. The  $E_{p1/2}$  transistors are weak and can not affect the output.
- 2)  $\phi = 1 \rightarrow 0$ , shown in Figure 8 c). The recharge transistors connecting the differential input are turned off. Assuming that  $\overline{D}$  is 0 a boosted  $E_{p1}$  transistor will pull  $QM$  to 1 regardless of the state of the flip-flop. The low skew inverter will pull  $\overline{Q}M$  to 0. The  $E_{p2}$  transistor will not provide significant current.




Fig. 9. The symmetric high-speed ULV Flip-Flop.

- 3)  $\phi = 0$ .  $QM$  and  $\overline{Q}M$  will remain more or less stable at the value given in 2. The floating-gates are only affected by leakage currents.
- 4)  $\phi = 0 \rightarrow 1$ . Both recharge transistors are turned off by a positive charge provided by the capacitor. The recharge transistors will be turned ON and the latching of the differential input starts.

#### A. Timing Details

Prior to a negative clock edge  $QM$  and  $\overline{Q}M$  needs to be at appropriate levels, i.e. one of the gates of the  $E_{p1/2}$  transistors needs to be close to 0V in order to provide a significant boost at the arrival of a negative clock edge. The set-up time is dependent on the recharge transistors,  $E_{p1/2}$  transistors and the floating capacitors. The clock to  $Q$  delay is given by the boosted  $E_{p1/2}$  transistor and the following low-skew inverter that provides the inverted output.

A significant problem with this flip-flop is asymmetrical delay. If  $D = 1$  and  $\overline{D} = 0$ , the output  $Q$  responds quickly while  $\overline{Q}$  will be pulled down to 0 by the complementary inverter. The difference in time delay will depend on the difference in the current level of transistor  $E_{p1}$  relative to a standard CMOS transistor. In practice the difference in delay is more than 10 times.

#### V. SYMMETRIC DIFFERENTIAL ULV FLIP-FLOP

We can use the pMOS master latch in Figure 7 and a similar nMOS master latch to obtain a dynamic inverting latch as shown in Figure 9 a). The latch is transparent when the recharge transistors are ON, i.e.  $\phi = 1$ . At the arrival of a negative clock edge one of the transistors, the recharge transistors are turned OFF and  $E_{p1}$  or  $E_{n1}$  will be turned ON and pull  $Q$  to  $\overline{D}$ . The output state will remain until the next  $\phi = 1$  phase. The state of the latch may be affected by leakage currents if the frequency is low.

We can utilize the dynamic latch to obtain a symmetric flip-flop as shown in Figure 9 b). The two cross coupled inverters must be able to hold the output state when the latches are

$V_{DD}$	$t_{cqm}$	$t_{su}$	$t_{cq1}$	$t_{cq2}$	$t_{cq3}$	$t_{cq4}$	$t_{cq5}$	$t_{cq}$	$t_{dq}$
	ULVX	ULVX	ULV1	ULV2	ULV3	ULV4	UFF	This	NIK.
			18 trans.	18 trans.	24 trans.	16 trans.	32 trans.	16 trans.	26 trans.
300mV	0.096ns	0.75ns	1.51ns	1.19ns	1.61ns	0.45ns	1.40ns	0.22ns	8.55ns
275mV	0.24ns	1.15ns	2.64ns	1.53ns	2.37ns	0.70ns	2.44ns	0.29ns	12.65ns
250mV	0.46ns	2.0ns	3.26ns	2.41ns	4.17ns	1.12ns	4.10ns	0.50ns	18.80ns
225mV	0.72ns	2.8ns	7.10ns	3.94ns	7.26ns	1.98ns	8.24ns	0.88ns	30.28ns

TABLE I  
TIMING DETAILS AND NUMBER OF TRANSISTORS FOR THE SIMULATED FFs.




Fig. 10. The low-power symmetric high-speed static ULV Flip-Flop.

transparent and thus make the flip-flop static. Although the flip-flop is static the power consumption will be significant when the output is stable after  $\phi$  switches to 0. In order to reduce the static power consumption of the flip-flop and increase the robustness or noise margin, i.e.  $I_{ON}/I_{OFF}$ , we can apply additional keeper transistor in a feedback loop as shown in Figure 10. The keeper transistors, labeled  $K_{n1}$ ,  $K_{n2}$ ,  $K_{p1}$  and  $K_{p2}$ , will not be effective when the flip-flop receive a negative clock edge, i.e.  $\phi$  switches from 1 to 0. When  $\phi = 1$  the output of the flip-flop is not affected by input changes because the recharge transistors are ON. In this state the input is latched into  $QM$  and  $\overline{QM}$ . When  $\phi$  switches from 1 to 0, two of the evaluate transistors will have a current boost and effectively change the output state depending on the  $QM$  state. The cross coupled inverters will not be able to hold the previous value. When the output reaches its new state, two of the keeper transistors will drain the floating-gate of the evaluate transistors that are not contributing. These transistors will be turned OFF properly and the static current running through the evaluate transistors will be reduced to a minimum. The large ratio of  $I_{ON}/I_{OFF}$  will effectively increase noise margin and robustness which secures the operation for ultra supply low-voltages. Assume that  $\phi = 1$  and  $D = 1$ , hence  $\overline{QM} = 1$  and  $QM = 0$ , the evaluate transistors  $E_{n2}$  and  $E_{p1}$  are ready to receive a negative positive ( $\overline{\phi}$ ) and a negative ( $\phi$ ) clock edge respectively. The keeper transistors are in the OFF state due to the source voltage applied through the clock signals. When the clock edge is received the increased current in the evaluate transistors will set the output state to  $Q = \overline{QM} = D = 1$  and  $\overline{Q} = QM = \overline{D} = 0$  regardless of the previous state. The source of the keeper transistors will now be changed.

The keeper transistors  $K_{n1}$  and  $K_{p2}$  will be turned ON due to the new output state and effectively turn off the evaluate transistors  $E_{n1}$  and  $E_{p2}$ . The static ultra low-voltage Flip-Flop has been compared with other ultra low voltage Flip-Flops [12] and the Nikolic Flip-Flop[10] as shown in Table I. As shown in Table I the FLIP-FLOP presented is simple, i.e. few transistors, compared to the Nikolic Flip-Flop. In addition the delay, i.e. clock to Q delay is less than 1ns for supply voltages  $\geq 225mV$ . The data to output delay of the Nikolic Flip-Flop is close to ten times the setup plus the clock to output delay of the flip-flop presented in this paper.

## VI. CONCLUSION

In this paper we have presented high-speed ultra low-voltage static flip-flops and a dynamic latch. The latch and flip-flops are designed for ultra low voltage digital systems, i.e. supply voltages down to approximately 0.2V. The differential static Flip-Flop presented is close to 10 times as fast as the Nikolic flip-flop and offers an increased noise margin due to the large ON and OFF current ratio.

## REFERENCES

- [1] Chandrakasan A.P. Sheng S. Brodersen R.W.: "Low-power CMOS digital design", *IEEE Journal of Solid-State Circuits*, Volume 27, Issue 4, April 1992 Page(s):473 - 484
- [2] Verma N. Kwong J. Chandrakasan A.P.: "Nanometer MOSFET Variation in Minimum Energy Subthreshold Circuits", *IEEE Transactions on Electron Devices*, Vol. 55, NO. 1, January 2008 Page(s):163 - 174
- [3] K. Usami and M. Horowitz: "Clustered voltage scaling technique for low-power design", *International Symposium on Low Power Electronics and Design (ISLPED)*, 1995, Pages: 3 - 8
- [4] Mutoh S., Douseki T., Matsuya Y., Aoki T., Shigematsu S., Yamada J.: "1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS" *IEEE Journal of Solid-State Circuits*, Volume 30, Issue 8, Aug. 1995 Page(s):847 - 854
- [5] Y. Berg, D. T. Wisland and T. S. Lande: "Ultra Low-Voltage/Low-Power Digital Floating-Gate Circuits", *IEEE Transactions on Circuits and Systems*, vol. 46, No. 7, pp. 930-936, July 1999.
- [6] R. Lashevsky, K. Takaara and M. Souma "Neuron MOSFET as a Way to Design a Threshold Gates with the Threshold and Input Weights Alterable in Real Time", *IEEE TT13.11-1.4*, 1998, pp. 263-266.
- [7] T. Shibata and T. Ohmi. "A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations", *In IEEE Transactions on Electron Devices*, vol 39, 1992.
- [8] M. Azadmehr and Y. Berg. "Current-starved pseudo-floating gate amplifier", *WSEAS Transactions on Circuits and Systems*, Volume 7 Issue 4, April 2008
- [9] Y. Berg, O. Mirmotahari, J. G. Lomsdalen and S. Aunet: "High speed ultra low voltage CMOS inverter", *In Proc. IEEE Computer society annual symposium on VLSI*, Montpellier France, April 2008.
- [10] B. Nikolic, V.G Oklobdzija, V. Stojanovic, W. Jia, J. K.-S. Chiu and M. T.-T. Leung: "Improved Sense-Amplifier-Based Flip-Flop: Design and Measurements", *IEEE J. Solid-State Circuits*, vol. 35, pp.867-877, June 2006.
- [11] Y. Berg: "Static Ultra Low Voltage CMOS Logic", *In Proc. IEEE NORCHIP Conference*, Trondheim, NORWAY, november 2009.

- [12] Y. Berg: "Novel High Speed and Ultra Low Voltage CMOS Flip-Flops", *In Proc. IEEE International Conference on Electronics, Circuits and Systems ICECS*. 2010 ISBN 978-1-4244-8156-9. s. 298-301, Athens, Greece.
- [13] Y. Berg: "Differential Static Ultra Low-Voltage CMOS Flip-Flop for High Speed Applications", *Proceedings of the 10th WSEAS International Conference on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING (CSECS '11)*. Montreux, December 29-31, 2011. ISBN: 978-1-61804-062-6. s. 134-137.
- [14] Y. Berg and O. Mirmotahari: "Static Ultra Low-Voltage and High Performance CMOS NAND and NOR Gates", *Proceedings of the 10th WSEAS International Conference on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING (CSECS '11)*. Montreux, December 29-31, 2011. ISBN: 978-1-61804-062-6. s. 143-146.
- [15] Y. Berg and O. Mirmotahari: "Novel Static Differential Ultra Low-Voltage and High Speed Domino CMOS Logic", *Proceedings of the 10th WSEAS International Conference on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING (CSECS '11)*. Montreux, December 29-31, 2011. ISBN: 978-1-61804-062-6. s. 138-142.

**Yngvar Berg** received the M.S. and Ph.D. degrees in Microelectronics from the Dept. of Informatics, University of Oslo in 1987 and 1992 respectively. He is currently working as a professor with the same department. His research activity is mainly focused on low-voltage/low-power digital and analog floating-gate VLSI design with more than 170 published papers.